ACSP · Analog Circuits And Signal Processing

Mike Wens Michiel Steyaert

Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS



Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS

ANALOG CIRCUITS AND SIGNAL PROCESSING

Series Editors: Mohammed Ismail. *The Ohio State University* Mohamad Sawan. *École Polytechnique de Montréal*

For other titles published in this series, go to www.springer.com/series/7381

Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS



Dr. Mike Wens ESAT-MICAS Dept. Elektrotechniek K.U. Leuven Room 91.22, Kasteelpark Arenberg 10 Leuven B-3001 Belgium Mike.Wens@esat.kuleuven.be

Series Editors: Mohammed Ismail 205 Dreese Laboratory Department of Electrical Engineering The Ohio State University 2015 Neil Avenue Columbus, OH 43210 USA Prof. Dr. Michiel Steyaert ESAT-MICAS Dept. Elektrotechniek K.U. Leuven Kardinaal Mercierlaan 94 Heverlee B-3001 Belgium michiel.steyaert@esat.kuleuven.ac.be

Mohamad Sawan Electrical Engineering Department École Polytechnique de Montréal Montréal, QC Canada

ISBN 978-94-007-1435-9 e-ISB DOI 10.1007/978-94-007-1436-6 Springer Dordrecht Heidelberg London New York

e-ISBN 978-94-007-1436-6

Library of Congress Control Number: 2011928697

© Springer Science+Business Media B.V. 2011

No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Cover design: VTeX UAB, Lithuania

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

To my wife Larissa and our daughter Anna

Preface

Technological progress in the semiconductor industry has led to a revolution towards new advanced, miniaturized, intelligent, battery-operated and wireless electronic applications. The base of this still ongoing revolution, commonly known as Moore's law, is the ability to manufacture ever decreasing transistor sizes onto a CMOS chip. In other words, the transistor density increases, leading to larger quantity of transistors which can be integrated onto the same single chip die area. As a consequence, more functionality can be integrated onto a single chip die, leading to Systems-on-Chip (SoC) and reducing the total system cost. Indeed, the cost of electronic applications depends in a inverse-proportional fashion on the degree of on-chip integration, which is the main drive for CMOS scaling.

A SoC requires both analog and digital circuitry to be combined in order for it to be able to interact with the analog world. Nevertheless, it is usually processed in a native digital CMOS technology. These CMOS technologies are optimized for the integration of large-scale digital circuits, using very small transistors and low power supply voltages to reduce the power consumption. Beside for the purpose of decreasing the (dynamic) power consumption, the power supply voltage of deep-submicron CMOS technologies is also limited due to the physically very thin gate-oxide of the transistors. This thin gate-oxide, of which the thickness may merely be a few atom layers, would otherwise suffer electrical breakdown. However, the analog circuitry generally needs higher power supply voltages, compared to the digital circuitry. For instance, a power amplifier needs a higher supply voltage to deliver sufficient power into the communication medium. Also, analog signal processing blocks require a higher supply voltage to achieve the desired Signal-to-Noise-Ratio (SNR).

Due to the trend towards electronic applications of portable and wireless nature, (rechargeable) batteries are mandatory to provide the required energy. Although also prone to innovation and improvement, the battery voltage does not scale with the CMOS technology power supply voltages. Obviously, this is due to their physical and chemical constraints. Moreover, their energy density remains limited, limiting the available power and/or the autonomy of the application. Therefore, it is clear that power-management on a SoC-scale is mandatory for ensuring the ongoing feasibility of these applications.

Matching the battery voltage to the required power supply voltage(s) of the SoC can essentially be done in two ways. The first method, which can only be used when the battery voltage is higher than the required power supply voltage(s), is the use of linear voltage converters. This method is very often applied in current state-of-the-art applications, due to the simplicity to integrated it onto the SoC and its low associated cost. However, the excess energy from the battery voltage is dissipated in the form of waste heat, negatively influencing the autonomy and/or physical size of the application. The second method, putting no constraints to the battery voltage in a power-efficient fashion, leading to potentially higher battery autonomies. As a drawback, these switched-mode DC-DC converters are more complex and difficult to integrate onto the SoC, which is why they still require off-chip electronic components, such as inductors and capacitors.

The focus of the presented work is to integrate the switched-mode DC-DC converters onto the SoC, thus reducing both the number of external components and the Printed Circuit Board (PCB) footprint area. However, the poor electrical properties (low Q-factors) of on-chip inductors and capacitors and their low associated values (nH, nF) poses many difficulties, potentially compromising the power conversion efficiency advantage. Combing both the concepts of monolithic SoC integration and achieving a maximal (overall) power conversion efficiency, is the key to success. Moreover, to minimize the costs, the power density of the fully-integrated DC-DC converter is to be maximized.

To achieve these goals a firm theoretical base on the matter of DC-DC conversion is provided, leading to the optimal inductive DC-DC converter topology choices. An extensive mathematical steady-state model is deduced, in order to accurately predict both the trade-offs and performance limits of the inductive DC-DC converters. A further increase the performance of DC-DC converters is achieved through the design of novel control techniques, which are particularly optimized for high-frequency monolithic inductive DC-DC converters. Finally, the theory and simulations are verified and validated through the realization of seven monolithic inductive CMOS DC-DC converters. As such, the highest power density and Efficiency Enhancement Factor (EEF) over a linear voltage converter are obtained, in addition to the feasibility proofing of various novel concepts.

The authors also wish to express their gratitude to all persons who have contributed to this scientific research and the resulting book. We would like to thank Prof. R. Puers and Prof. W. Dehaene for their useful comments. In addition we would like to thank the colleagues of the ESAT-MICAS laboratories of K.U. Leuven for both the direct and indirect contributions to the presented work. Finally, we thank our families for their unconditional support and patience.

Leuven

Mike Wens Michiel Steyaert

Contents

1	Intr	oduction
	1.1	The Origin of DC-DC Converters
		1.1.1 Basic Considerations
		1.1.2 Historical Notes
	1.2	Low Power DC-DC Converter Applications
		1.2.1 Mains-Operated
		1.2.2 Battery-Operated
	1.3	Monolithic DC-DC Converters: A Glimpse into the Future 14
		1.3.1 CMOS Technology
		1.3.2 The Challenges
	1.4	Structural Outline
	1.5	Conclusions
2	Basi	ic DC-DC Converter Theory
	2.1	Linear Voltage Converters
		2.1.1 Series Converter
		2.1.2 Shunt Converter
	2.2	Charge-Pump DC-DC Converters
		2.2.1 On Capacitors
		2.2.2 Series-Parallel Step-Down Converter
		2.2.3 Series-Parallel Step-Up Converter
	2.3	Inductive Type DC-DC Converters
		2.3.1 On Inductors
		2.3.2 Inductors and Capacitors: The Combination
		2.3.3 Reflections on Steady-State Calculation Methods 49
	2.4	INTERMEZZO: The Efficiency Enhancement Factor 59
		2.4.1 The Concept
		2.4.2 Interpretations
	2.5	Conclusions
3	Indu	active DC-DC Converter Topologies
	3.1	Step-Down Converters

		3.1.1	Buck Converter
		3.1.2	Bridge Converter
		3.1.3	Three-Level Buck Converter
		3.1.4	$Buck2 Converter \dots 77$
		3.1.5	Watkins-Johnson Converter
		3.1.6	Step-Down Converter Summary
	3.2	Step-U	Jp Converters
		3.2.1	Boost Converter
		3.2.2	Current-Fed Bridge Converter
		3.2.3	Inverse Watkins-Johnson Converter
		3.2.4	Step-Up Converter Summary
	3.3	Step-U	Jp/Down Converters
		3.3.1	Buck-Boost Converter
		3.3.2	Non-inverting Buck-Boost Converter
		3.3.3	Ćuk Converter
		3.3.4	SEPIC Converter
		3.3.5	Zeta Converter
		3.3.6	Step-Up/Down Converter Summary
	3.4	Other	Types of Inductive DC-DC Converters
		3.4.1	Galvanic Separated Converters
		3.4.2	Resonant DC-DC Converters
	3.5	Topolo	ogy Variations
		3.5.1	Multi-phase DC-DC Converters
		3.5.2	Single-Inductor Multiple-Output DC-DC Converters 115
		3.5.3	On-Chip Topologies
	3.6	Concl	usions
4	ΔM	athem	atical Model: Boost and Buck Converter
-	4.1		d-Order Model: Boost and Buck Converter
	7.1	4.1.1	Differential Equations: Boost Converter
		4.1.2	Calculating the Output Voltage: Boost Converter
		4.1.3	Differential Equations: Buck Converter
		4.1.4	Calculating the Output Voltage: Buck Converter
	4.2		deal Converter Components Models
	4.2	4.2.1	Inductor
		4.2.2	Capacitor
		4.2.3	Switches
		4.2.4	Buffers
		4.2.5	
	4.3		Interconnect 154 erature Effects 158
	4.5	4.3.1	Inductor
		4.3.2	Switches
	4.4		inal Model Flow
	4.4	4.4.1	Inserting the Dynamic Losses
		4.4.1	Inserting the Temperature Effects
		4.4.2	Reflections on Design
	4.5		usions
	т.Ј	Conci	\mathbf{u}_{01015}

5	Con	trol Systems	. 169
	5.1	Inductive Type Converter Control Strategies	. 170
		5.1.1 Pulse Width Modulation	. 170
		5.1.2 Pulse Frequency Modulation	. 175
		5.1.3 Pulse Width Modulation vs. Pulse Frequency Modulation	. 176
	5.2	Constant On/Off-Time: COOT	. 181
		5.2.1 The COOT Concept	. 181
		5.2.2 Single-Phase, Single-Output Implementations	. 184
		5.2.3 Single-Phase, Two-Output SIMO Implementation	. 188
	5.3	Semi-Constant On/Off-Time: SCOOT	. 193
		5.3.1 The SCOOT Concept	. 193
		5.3.2 Multi-phase Implementations	. 195
	5.4	Feed-Forward Semi-Constant On/Off-Time: F ² -SCOOT	. 203
		5.4.1 The F^2 -SCOOT Concept	. 203
		5.4.2 Single-Phase, Two-Output Implementation	. 205
	5.5	Start-up	. 209
		5.5.1 The Concept	. 210
		5.5.2 Implementations	. 210
	5.6	Conclusions	. 211
6	Imn	lementations	213
U	6.1	Monolithic Converter Components	
	0.1	6.1.1 Inductor	
		6.1.2 Capacitor	
		6.1.3 Switches	
	6.2	On Measuring DC-DC Converters	
	0.2	6.2.1 Main Principles	
		6.2.1 Main Hincipies 6.2.2 Practical Example	
	6.3	Boost Converters	
	0.5	6.3.1 Bondwire, Single-Phase, Single-Output	
		6.3.2 Metal-Track, Single-Phase, Two-Output SIMO	
	6.4	Buck Converters	
	0.4	6.4.1 Bondwire, Single-Phase, Single-Output	
		6.4.2 Metal-Track, Single-Phase, Single-Output	
		6.4.3 Metal-Track, Four-Phase, Single-Output	
		6.4.4 Metal-Track, Four-Phase, Two-Output SMOC	
		6.4.5 Bondwire, Single-Phase, Two-Output SMOC	
	6.5	Comparison to Other Work	
	0.5	6.5.1 Inductive Step-Up Converters	
	6.6	6.5.2 Inductive Step-Down Converters	
	0.0		. 239
7	Gen	eral Conclusions	. 261
	7.1	Conclusions	. 261
	7.2	Remaining Challenges	263

References	•		•	•				•	•	•	•	•	•	•	•	•	•	•	•				265
Index																							273

Abbreviations and Symbols

Abbreviations

Abbreviations	
AC	Alternating-Current
AC-AC	Alternating-Current to Alternating-Current
AC-DC	Alternating-Current to Direct-Current
ADC	Analog-to-Digital Converter
BCM	Boundary Conduction Mode
BiCMOS	Bipolar Complementary Metal-Oxide Semiconductor
BJT	Bipolar Junction Transistor
BW	BandWidth
CB	Conduction Boundary
CFL	Compact Fluorescent Lamps
СМ	Conduction Mode
ССМ	Continuous Conduction Mode
CMOS	Complementary Metal-Oxide Semiconductor
COOT	Constant On/Off-Time
CRT	Cathode Ray Tube
DAC	Digital-to-Analog Converter
DC	Direct-Current
DC-AC	Direct-Current to Alternating-Current
DC-DC	Direct-Current to Direct-Current
DCM	Discontinuous Conduction Mode
DIL	Dual In Line
EEF	Efficiency Enhancement Factor
EMI	Electro Magnetic Interference
FAIMS	High-Field Asymmetric waveform Ion Mobility Spectrometry
FET	Field-Effect Transistor
ESI	Electro-Spray Ionization
ESL	Electric Series inductance
ESR	Electric Series Resistance
FOX	Field Oxide
F ² SCOOT	Feed-Forward Semi-Constant On/Off-Time

GBW	Gain BandWidth
GND	GrouND
HF	High Frequency
IC	Integrated Circuit
IGBT	Insulated Gate Bipolar Transistor
LDO	Low Drop-Out
LIDAR	Laser Imaging Detection And Ranging
LIDAK	Lithium-ION
ME1	Metal-1
MIM	Metal-Insulator-Metal
MOM	Metal-Oxide-Metal
	Metal-Oxide Semiconductor
MOS MOSFET	Metal-Oxide Semiconductor Field-Effect Transistor
	n-channel Metal-Oxide Semiconductor Field-Effect Transistor
n-MOSFET	
MS	Mass Spectrometry Multi-PleXer
MUX	
NPN	<i>n</i> -type <i>p</i> -type <i>n</i> -type transition OPerational AMPlifier
OPAMP	
OTA	Operational Transconductance Amplifier Oxide-1
ox1	
PC	Personal Computer
PCB	Printed Circuit Board
PFC	Power Factor Correction
PFM	Pulse Frequency Modulation
p-mosfet	p-channel Metal-Oxide Semiconductor Field-Effect Transistor
PNP	<i>p</i> -type <i>n</i> -type <i>p</i> -type transition
PSRR	Power Supply Rejection Ratio
PTC	Positive temperature coefficient
PWM	Pulse Width Modulation
Q.E.D.	Quod Erat Demonstrandum
RC	Resistor-Capacitor
RF	Radio-Frequency
RL	Resistor-Inductor
RLC	Resistor-Inductor-Capacitor
RMS	Root-Mean-Square
SCOOT	Semi-Constant On/Off-Time
SEPIC	Single-Ended Primary-Inductance Converter
siGe	Silicon-Germanium
SIMO	Single-Inductor Multiple-Output
SMOC	Series Multiple-Output Converter
SMOS	Type of healthy sandwich
SMPS	Switched-Mode Power Supply
SOC	System-on-Chip
SPICE	Simulation Program with Integrated Circuit Emphasis

SRR	Supply Rejection Ratio
SW	Switch
Symbols and Q	Duantities
Ă	Area
A_C	On-chip capacitor area
A^+_{a}	Positive charge balance area
$\begin{array}{c} A_C^+ \\ A_C^- \end{array}$	Negative charge balance area
A_{L}	Perpendicular projected area of the inductor windings
$ \begin{array}{c} A_L \\ A_L^+ \\ A_L^- \\ A_L^- \end{array} $	Positive volt-second balance area
A_{-}^{L}	Negative volt-second balance area
arccos	Arc cosine
A_{\varnothing}	Perpendicular cross-sectional area
A_{\varnothing_eff}	Effective A_{\varnothing}
C	Capacitance
C_{eq}	Equivalent capacitance
cos	Cosine
C_{db}	Parasitic drain-bulk capacitance
C_{dec}	Input decouple capacitance
C_{gb}	Parasitic gate-bulk capacitance
$C_{gd}^{s^{-}}$	Parasitic gate-drain capacitance
C_{gc}^{s-1}	Parasitic gate-source capacitance
C_{gg}	Parasitic gate capacitance
C_{g_min}	Parasitic gate of a minimal size inverter
C_{sb}	Parasitic source-bulk capacitance
C_{in}	Input capacitance
Cout	Output capacitance
C_{tot}	Total capacitance
C_{out_tot}	Total output capacitance
C_{out_1}	Capacitance of output 1
C_{pad}	Parasitic substrate capacitance of a bonding pad
C_{par}	Parasitic capacitance
C_{sub}	Parasitic substrate winding capacitance
C_1	Capacitance 1
d	Thickness
d	Pitch between two conductors
d_{ox}	Thickness of the oxide
e	Euler's constant: 2.718281828
$E_{C_{in}}$	Energy stored in C
E_{C_out}	Energy delivered by C
$E_C(t)$	Energy stored in C as a function of t
E_{C_1}	Energy stored in C_1
E_{C_2}	Energy stored in C_2
$E_{C_1C_2}$	Energy stored in C_1 and C_2 Transformed energy from C_2 to C_2
$E_{C_1 \to C_2}$	Transferred energy from C_1 to C_2 Transferred energy from C_2 to P
$E_{C_1 \to R}$	Transferred energy from C_1 to R

-	
$E_{C_1 \to RC}$	Transferred energy from C_1 to RC
EEF	Efficiency Enhancement Factor
\widetilde{EEF}	Mean Efficiency Enhancement Factor
\widetilde{EEF}	Weighted Efficiency Enhancement Factor
$EEF(P_{out_i})$	<i>EEF</i> as a function of the <i>i</i> th P_{out}
E_L	Magnetic energy stored in L
E_{L_in}	Energy stored in L
$E_{L_{out}}$	Energy delivered by L
$E_L(t)$	Magnetic energy stored in L as a function of t
$E_L(t)$	Energy stored in L as a function of t
$E_R(t)$	Energy dissipated in R as a function of t
E_{R_2}	Energy dissipated in R_2 in steady-state
$E_{R_2}(t)$	Energy dissipated in R_2 as a function of t
$E_{U_{in}}(t)$	Energy delivered by U_{in} as a function of t
$E_{U_{in} \to C_1}$	Transferred energy from U_{in} to C_1
$E_{U_{in} \to C_1 C_2}$	Transferred energy from U_{in} to C_1 and C_2
$E_{U_{in}C_1 \rightarrow C_2}$	Transferred energy from U_{in} and C_1 to C_2
$E_{U_{in} \to C}(t)$	Transferred energy from U_{in} to C as a function of t
$E_{U_{in} \to L}(t)$	Transferred energy from U_{in} to L as a function of t
$E_{U_{in} \to R}(t)$	Transferred energy from U_{in} to R as a function of t
$E_{U_{in} \to RC}(t)$	Transferred energy from U_{in} to R and C as a function of t
$E_{U_{in} \to RL}(t)$	Transferred energy from U_{in} to R and L as a function of t
$E_{U_{in} \to RLC}(t)$	Transferred energy from U_{in} to R , L and C as a function of t
f	Frequency
F	Global effective fan-out
f_{scale}	Scaling factor
f_{SW}	Switching frequency
f_0	Resonance frequency
$g_1\{\}$	Function g_1
$H(f_{SW})$	Transfer function as a function of f_{SW}
Ι	Current
Iak	Anode-cathode current
I_b	Base current
I_c	Collector current
i_{C_charge}	Charge current through C
$i_{C_discharge}$	Discharge current through C
I_{C_leak}	Leakage current through C
I_{cs}	Control system supply current
$i_C(t)$	Current through C as a function of t
i_{C1}	Current 1 through C
i_{C2}	Current 2 through C
I _{ds}	Drain-source current
I_e	Emitter current
I _{in}	Input current
I'_{in_max}	Maximum input current
_	

I' _{in_min}	Minimum input current
In_min Iin_RMS	RMS input current
$\frac{III}{I_L}$	Mean current through L
I_{L_max}	Maximal current through L
I_{L_min}	Minimal current through L
$i_L(t)$	Current through L as a function of t
$i_L(0)$	Initial current through L
	Output current
$\frac{I_{out}}{I_{out}}$	Mean output current
I _{out_RMS}	RMS output current
$I_{out}(t)$	Output current as a function of <i>t</i>
i _{prim}	Current through primary winding
$i_{prim}(s)$	Current through primary winding, in the Laplace-domain
$i_{Rb}(t)$	Current through P_b as a function of t
$i_{Rc}(t)$	Current through R_c as a function of t
i _{sec}	Current through secondary winding
$i_{sec}(s)$	Current through secondary winding, in the Laplace-domain
i _{SW}	Current through SW
I _{SW1_RMS}	RMS current through SW1
$\frac{SW1}{i_{SW2}}$ Kind	Mean current through SW2
$i_{SW2}(t)$	Current through $SW2$ as a function of t
i(t)	Current as a function of t
k	Voltage conversion ratio
Κ	Form-factor fitting parameter
$k(f_{SW})$	Voltage conversion ratio as a function of f_{SW}
k _{lin}	Voltage conversion ratio of a linear voltage converter
k _{lin_max}	Maximal voltage conversion ratio of a linear voltage converter
k_M	Magnetic coupling factor
k _{SW}	Voltage conversion ratio of a switched-mode voltage converter
$k(\delta)$	Voltage conversion ratio as a function of δ
l	Length of a conductor
L	Inductance
L_{Cs}	Parasitic series inductance of C
lim	Limit
L_{line}	Metal line length
L_M	Magnetizing inductance
ln	Natural logarithm
L_n	Gate-length of an nMOSFET
L_{p_buff}	L_p of a buffer
$\ell_{overlap}$	Overlapping length of two conductors
L_p	Gate-length of an pMOSFET
L_{prim}	Primary winding inductance
L_{sec}	Secondary winding inductance
L_{self}	Self inductance
L_{tot}	Total inductance

Ltrack	Length of a metal track
L_1	Inductance 1
\mathfrak{L}^{-1}	Inverse Laplace-transform
\tilde{M}	Mutual inductance
M^+	Positive mutual inductance
M^{-}	Negative mutual inductance
n	Number of stages/phases
N_a	Doping concentration
n _{prim}	Number of turns in the primary winding
n _{sec}	Number of turns in the secondary winding
n _{Tr}	Winding turn ratio
n_1	Number of turns of winding 1
P_{buff_cpar}	Power loss in parasitic capacitances in buffers
Poujj_cpur Pbuff_short	Power loss due to short-circuit current in buffers
P_C	Power for charging a capacitor
P_{Df}	Diode forward conduction power loss
P_{diss}	Dissipated power
P_{in}	Input power
P_{in_lin}	Input power of a linear DC-DC voltage converter
P_{in_SW}	Input power of switched-mode DC-DC voltage converter
P_{L_Csub}	Parasitic substrate capacitance power loss of an inductor
P_{out}	Output power
P'_{out}	Real output power
P_{out_lin}	Output power of a linear DC-DC voltage converter
P_{out_max}	Maximal output power
P_{out_SW}	Output power of a switched-mode DC-DC voltage converter
P_{Rcs}	Parasitic series resistance power loss
P_{Rcp}	Parasitic parallel resistance power loss
P_{Rin}	Power loss in R_{in}
P _{Ron}	Power loss in R_{on}
P _{Rout}	Power loss in R_{out}
P_{Rsw1}	Power loss in R_{SWI}
P_{tf_SW1}	Fall-time power loss of SW1
P_{tr}_{SW1}	Rise-time power loss of SW1
Q^{-}	Q-factor
Q_d	Charge in the drain
Q_g	Charge in the gate
Q_s	Charge in the source
Q_{in}	Stored charge
Q_{out}	Delivered charge
r	Perpendicular cross-section radius a round conductor
R	Resistance
R_a	Equivalent resistance
R_b	Equivalent resistance
Rbondwire	Parasitic series resistance of a bondwire

xviii

R_c	Equivalent resistance
e	Square-resistance of the induced channel
$R_{channel\square}$ R_{Cdec}	Parasitic series resistance of C_{dec}
	Parasitic series resistance of gate contacts
R_{cont}_{f}	Parasitic series resistance of drain/source contacts
R_{cont_ds}	
R_{Cp}	Parasitic parallel resistance of <i>C</i> Parasitic series resistance of <i>C</i>
R_{Cs}	
R_e	Equivalent load resistance
R_{eq}	Equivalent resistance
R _{in}	Input resistance $P_{\text{Deresities expression}}$
R _{in}	Parasitic series resistance of U_{in}
R_L	Load resistance
R'_L	Real load resistance
R _{left}	Conductor series resistance, seen from the left
R_{Ls}	Parasitic series resistance of L
$R_{Ls@T}$	R_{Ls} at temperature T
$R_{Ls@T+\Delta T}$	R_{Ls} at temperature $T + \Delta T$
R _{line}	Line resistance
R _{loss}	Additional loss resistance
$R_{n+\square}$	Square-resistance of n^+ -region On-resistance
R_{on}	
$R_{on@T}$	R_{on} at temperature T R_{on} at temperature $T + \Delta T$
$R_{on@T+\Delta T}$	R_{on} at temperature $T + \Delta T$ On-resistance of an n-MOSFET
R_{on_n}	On-resistance of an p-MOSFET
R_{on_p} R_{out}	Parasitic output resistance
	Square-resistance of poly-silicon
$R_{ploy\square}$ R_{right}	Conductor series resistance, seen from the right
R _{sen}	Sense resistance
R _{series}	Variable series resistance of a series voltage converter
R _{shunt}	Variable shunt resistance of a shunt voltage converter
R _{SW1}	Parasitic series resistance of SW_1
R_{track}	Parasitic series resistance of a metal track
R_{via}	Parasitic via series resistance
R_{via_tot}	Total parasitic via series resistance
R_0	Output resistance at f_0
R_{\Box}	Square-resistance
s	Laplace-transform operator
sin	Sine
t	Time
Т	Period
Т	Temperature
$t_{a \rightarrow b}$	Time from point <i>a</i> to point <i>b</i>
$t_{a \rightarrow c}$	Time from point <i>a</i> to point <i>c</i>
$t_{b \to c}$	Time from point b to point c

t_d	Dead-time
t_f	Fall-time
t_{f_SW1}	Fall-time SW_1
t _{flank}	Mean rise/fall-time
t _{on}	On-time
	Off-time
t _{off}	Real off-time
t _{off_real}	MOSFET gate-oxide thickness
t_{ox}	Rise-time
t_r	Rise/fall-time
$t_{r/f}$	Rise-time SW_1
t_{r_SW1} Tr	Transformer
	Switching/Charging time
t _{SW}	Intersect time 1 with the X-axis
t _{zero1}	Time 1
$t_1 \\ U$	
U U_{be}	Voltage Base amitter voltage
U_{be} U_{ce}	Base-emitter voltage Collector-emitter voltage
	Maximal voltage over C
$U_{C_{max}}$	Minimal voltage over C
U_{C_min} $u_C(t)$	Voltage over C as a function of t
$U_C(T)$	Voltage over C at the end of T
$U_C(0)$	Initial voltage over C
U_{dd}	Nominal technology supply voltage
U_{Df}	Diode forward voltage drop
U_{ds}	Drain-source voltage
U_{dsatp}	Drain-source saturation voltage of a p-MOSFET
U_{dsn}	Drain-source voltage of an n-MOSFET
U _{err}	Error-voltage
U_{gb}	Gate-bulk voltage
U_{g_od}	Gate-overdrive voltage
U_{gs}	Gate-source voltage
U_{gsn}	Gate-source voltage of an n-MOSFET
U_{in}	Input voltage
U'_{in_max}	Maximum input voltage
$U_{in_min}^{\prime}$	Minimum input voltage
U_{in_peak}	Peak value of U _{in}
$u_L(t)$	Voltage over L as a function of t
U_{L1}	Voltage 1 over L
U_{offset}	Offset voltage
Uout	Output voltage
$\overline{U_{out}}$	Mean output voltage
U_{out_max}	Maximal output voltage
U_{out_min}	Minimal output voltage
Uout_RMS	RMS output voltage

U'_{out_RMS}	Real RMS output voltage
$u_{out}(t)$	Output voltage as a function of <i>t</i>
$u_{out}(x)$	Output voltage as a function of x
$\hat{u}_{out}(x)$	Output voltage amplitude as a function of x
$\hat{u}_{out}(\theta)$	Output voltage amplitude as a function of θ
U_{prim}	Voltage over the primary winding
U_{out_ptp}	Peak-to-peak output voltage
$u_{Ra}(t)$	Voltage over R_a as a function of t
$u_{Rb}(t)$	Voltage over R_b as a function of t
$u_{Rc}(t)$ $u_{Rc}(t)$	Voltage over R_c as a function of t
	Voltage over R_{Cp} as a function of t
$u_{RCp}(t)$	
$u_{RCs}(t)$	Voltage over R_{Cs} as a function of t
U_{ref}	Reference voltage
$u_R(t)$	Voltage over R as a function of t
U_{sb}	Source-bulk voltage
U_{sen}	Sense voltage
U_{sec}	Voltage over the secondary winding
u_{SW}	Voltage over SW
U_{SW_3}	Voltage over SW_3
U_{tria}	Triangular waveform voltage
V_t	Threshold voltage
W _{drain}	Drain-width
W_n	Gate-width of an nMOSFET
W_p	Gate-width of an pMOSFET
W_{p_buff}	W_p of a buffer
W _{source}	Source-width
W _{track}	Width of a metal track
x	ΔU_{out} approximation variable
Z_{in}	Input impedance
Z_k	Impedance ratio
Z_{out}	Output impedance
Z_1	Impedance 1
α	Resistance temperature coefficient
$\alpha(P_{out})$	Power activity probability distribution
δ	Duty-cycle
δ_{skin}	Skin-depth
ΔI_{in}	Input current ripple
ΔI_{L}	Current ripple through L
$\Delta I_{L_{tot}}$	Total current ripple through L
$\Delta I_{L_{1}}$	Current ripple through L_1
ΔP_{in}	Input power difference
ΔT_{in} ΔT	
ΔI ΔU	Temperature difference
	Voltage difference
ΔU_C	Voltage swing over a capacitor
ΔU_{in}	Input voltage ripple

ΔU_L	Voltage swing over an inductor
ΔU_{out}	Output voltage ripple
$\Delta U_{out}(\delta)$	Output voltage ripple as a function of δ
ΔQ	Charge difference
ΔQ ΔQ_{SW}	Transferred charge in one switch cycle
ΔQ_{SW} $\Delta \eta$	Power conversion efficiency difference
	Dielectric permittivity
e	Permittivity of vacuum
ϵ_0	Relative permittivity of an oxide
ϵ_{r_ox}	Power conversion efficiency
η	Energy charging efficiency of C
$\eta_{C_{charge}}$	$\eta_{C_{charge}}$ as a function of t
$\eta_{C_charge}(t)$	Energy charging efficiency of L
η_{L_charge}	
$\eta_{L_charge}(t)$	η_{L_charge} as a function of t
	η_{C_charge} in an <i>RLC</i> -circuit as a function of <i>t</i>
η_{lin}	Power conversion efficiency of a linear DC-DC voltage converter
η_{sp_down}	Power conversion efficiency of a step-down charge-pump
η_{sp_up}	Power conversion efficiency of a step-up charge-pump
η_{SW}	Power conversion efficiency of a switched-mode DC-DC converter
η_{SW_max}	Maximal η_{SW}
η_{Tr}	Power conversion efficiency of an ideal transformer
$\eta_{Tr}(t)$	η_{Tr} as a function of t
η_{Φ_1}	Energy conversion efficiency of Φ_1 Thermal resistance
$\gamma = \Phi_1$	Phase 1
ĸ	CMOS technology scaling factor
λ_p	Early voltage of a p-MOSFET
μ_n	n-carrier mobility
μ_p	p-carrier mobility
μ	Magnetic Permeability
μ_r	Relative permeability
π	Circumference/diameter ratio of a circle: 3.141592654
ρ	Resistivity Time constant of an <i>RC</i> -circuit
τ_C	Time constant of an <i>RL</i> -circuit
$ au_L$	Time constant of an <i>RLC</i> -circuit
$ au_{LC}$	
$ au_{Tr}$ $ heta$	Time constant of the primary winding of a transformer Phase difference
ω_{LC}	Angular frequency of an <i>RLC</i> -circuit
Υ	ΔU_{out} approximation function
#fingers	Number of gate fingers of a MOS capacitor
$\#C_{out_1}$	Total required C to implement $C_{out 1}$
$\#C_{out_tot}$	Total required C to implement C_{out_1}
# <i>coul_lol</i> #seg	Number of segments
#via	Number of vias

∞	Infinite
	Q.E.D.
 	A benefit
×	A drawback

List of Figures

Fig. 1.1	A black-box representation of a DC-DC converter	2
Fig. 1.2	The power-balance of a DC-DC converter	2
Fig. 1.3	The principle of ideal switching	3
Fig. 1.4	(a) Faraday's original 1831 <i>induction ring</i> [Ins10] and (b) the	
	schematic representation of the induction ring experiment	4
Fig. 1.5	A mechanical rotary DC-AC step-up converter, for powering	
-	gas-discharge lamps [Ran34]	4
Fig. 1.6	(a) A Cockcroft-Walton voltage multiplier build in the year	
-	1937, which was used for an early particle accelerator [Wik10].	
	(b) A half-wave, two-stage Cockcroft-Walton voltage multiplier .	5
Fig. 1.7	A mechanical vibratory DC-DC step-up converter [Sta34]	6
Fig. 1.8	A DC-DC step-up converter, using an inverted vacuum-tube	
	triode as primary switch and secondary rectifier [Haz40]	6
Fig. 1.9	(a) The first commercial vacuum-tube triode: <i>the audion</i> .	
	(b) The schematic symbol of a direct-heated triode and its	
	simplified construction principle	7
Fig. 1.10	A transistorized DC-DC step-up converter, for powering a	
	vacuum-tube pentode audio amplifier for a hearing aid device	
	[Phi53]	8
Fig. 1.11	A two-phase DC-DC step-up converter [Wes67]	8
Fig. 1.12	(a) The first contact bipolar junction transistor [Rio10b] and (b)	
	a schematic cross section of an NPN BJT	9
Fig. 1.13	The block-diagram representation of a mains-operated	
	application, using step-down AC-DC converter	10
Fig. 1.14	(a) The block diagram of a battery-operated application using a	
	DC-DC step-down converter with external components. (b) The	
	same system implemented as a SoC, with a monolithic DC-DC	
	converter	12
Fig. 1.15	(a) The block diagram of a battery-operated application using	
	a DC-DC step-up converter with external components. (b) The	
	same system implemented as a SoC, with a monolithic DC-DC	
	converter	14

Fig. 1.16	(a) The first integrated circuit [Lee10b] and (b) the schematic	
	circuit representation [Lee10c]	15
Fig. 1.17	(a) The schematic symbol of an n-MOSFET and (b) its	
	schematic perspective cross-section view	16
Fig. 1.18	The qualitative behavior for an n-MOSFET of I_{ds} as a function	
T 1 10	of U_{ds} , for different U_{gs}	17
Fig. 1.19	An n-MOSFET (<i>left</i>) and a p-MOSFET (<i>right</i>) in a six-mask	
	CMOS process. The <i>upper</i> drawings show the lay-out view and	10
E 1 20	the <i>lower</i> ones a cross-section of the according physical devices .	18
Fig. 1.20	The minimum feature size and the transistor count per chip as a function of time, for Intel CMOS technologies [Boh09]	10
Fig. 1.21	A cross-sectional view of the interconnect of the 32 nm Intel	19
Fig. 1.21	CMOS process [Boh10]	20
Fig. 1.22	A perspective microphotograph of a DC-DC step-up converter,	20
1 15. 1.22	using a bondwire inductor [Wen07]	22
Fig. 1.23	The graphical representation of the structural outline of the	
8	dissertation	24
Fig. 2.1	(a) The principle of a linear series voltage converter and (b) a	
C	simple practical implementation	28
Fig. 2.2	(a) The power conversion efficiency η_{lin} as a function of the	
	output power P_{out} for a linear series voltage converter, at a	
	constant voltage conversion ratio k_{lin} . The black curve is valid	
	for a zero control system supply current I_{cs} and the gray curve	
	is valid for a non-zero I_{cs} . (b) The power conversion efficiency	
	η_{lin} as a function of the voltage conversion ratio k_{lin} for a linear	
	series voltage converter, at a constant output power P_{out} . The	
	black curve is valid for a zero control system supply current I_{cs}	20
E:= 0.2	and the <i>gray curve</i> is valid for a non-zero I_{cs}	29
Fig. 2.3	(a) The principle of a linear shunt voltage converter and (b) a simple prostical implementation	30
Fig. 2.4	simple practical implementation	50
I 1g. 2.4	output power P_{out} for a linear shunt voltage converter, at a	
	constant voltage conversion ratio k_{lin} . The <i>black curve</i> is valid	
	for a zero control system supply current I_{cs} and the gray curve	
	is valid for a non-zero I_{cs} . (b) The power conversion efficiency	
	η_{lin} as a function of the voltage conversion ratio k_{lin} for a linear	
	shunt voltage converter, for a constant value of $P_{out} = P_{out_max}$.	
	The <i>black curve</i> is valid for a zero control system supply current	
	I_{cs} and the gray curve is valid for a non-zero I_{cs}	31
Fig. 2.5	(a) The circuit for charging a capacitor C with a series resistor	
	<i>R</i> by means of a voltage source U_{in} . (b) The voltage $u_C(t)$ over	
	<i>C</i> and the current $i_C(t)$ through <i>C</i> , as a function of time. (c)	
	The energy $E_{U_{in} \to RC}(t)$ delivered by U_{in} , the energy $E_{U_{in} \to C}(t)$	
	stored in C and the energy $E_{U_{in} \to R}(t)$ dissipated in R, as a	~~
	function of time	32

XXV1	1

Fig. 2.6	The energy charging efficiency η_{C_charge} of a capacitor charged by means of a voltage source U_{in} as a function of the initial voltage $U_{=}(0)$ over the capacitor for three different charge	
	voltage $U_C(0)$ over the capacitor, for three different charge times t	33
Fig. 2.7	(a) The circuit for charging C_b with C_a . (b) The $E_{C_a \to RC_b}$, $E_{C_a \to C_b}$ and $E_{C_a \to R}$ as a function of $\Delta U = U_{C_a}(0) - U_{C_b}(0)$,	00
	for $C_a \gg C_b$ and (c) for $C_b \gg C_a$	35
Fig. 2.8	(a) The circuit of an ideal series-parallel charge-pump step-down DC-DC converter, together with (b) its equivalent	
Fig. 2.9	charge circuit and (c) its equivalent discharge circuit The <i>black curves</i> show the power conversion efficiency η_{sp_down} of an ideal series-parallel charge-pump step-down DC-DC converter, as a function of the voltage conversion ratio k_{SW} ,	36
	for three different cases of the values of C_1 and C_2 . The gray curve shows the power conversion efficiency of a linear series	
Fig. 2.10	converter, as a function of k_{SW}	38
	and (c) its equivalent discharge circuit	39
Fig. 2.11	The <i>black curves</i> show the power conversion efficiency	57
119.2.11	η_{sp_up} of an ideal series-parallel charge-pump step-up DC-DC converter, as a function of the voltage conversion ratio k_{SW} , for	
	three different cases of the values of C_1 and C_2 . The gray curve	
	shows the power conversion efficiency η_{lin} of a linear series	
	converter, as a function of k_{SW}	40
Fig. 2.12	(a) The circuit for charging an inductor L in series with a	
	resistor R by means of a voltage source U_{in} . (b) The voltage	
	$u_L(t)$ over and the current $i_L(t)$ through L, as a function of	
	time. (c) The energy $E_{U_{in \to RL}}(t)$ delivered by U_{in} , the energy $E_{U_{in \to L}}(t)$ stored in L and the energy $E_{U_{in \to R}}(t)$ dissipated in R,	10
Eia 2.12	as a function of time	42
Fig. 2.13	The energy charging efficiency η_{L_charge} of an inductor with a series resistance charged by a voltage source U_{in} , as a function	
	of the initial current $I_C(0)$ through the inductor, for three	12
E = 2.14	different charge time t	43
Fig. 2.14	The circuit for charging a series inductor L and a series	
	capacitor C with a series resistor R, by means of a voltage source U_{i}	44
Fig. 2.15	source U_{in}	
115. 2.15	over R and the voltage $u_C(t)$ over C as a function of time, for	
	in ideal ($R = 0$) and (b) a non-ideal ($R \neq 0$) series <i>RLC</i> -circuit .	46
Fig. 2.16	(a) The energy $E_{U_in \to RLC}(t)$ delivered by U_{in} the energy $E_L(t)$	
č	stored in L, the energy $E_R(t)$ dissipated in R and the energy	
	$E_C(t)$ stored in C as a function of time, for an ideal $(R = 0)$ and	
	(b) a non-ideal $(R \neq 0)$ series <i>RLC</i> -circuit	47

				٠	٠
х	х	v	1	1	1
•••			•	-	•

Fig. 2.17	(a) The energy charging efficiency $\eta_{RLC_charge}(t)$ of a capacitor in a periodically-damped series <i>RLC</i> -circuit as a function of time, for different values of the initial voltages $U_C(0)$ over <i>C</i>	40
Fig. 2.18	and (b) for different initial currents $I_L(0)$ through L (a) The circuit of an ideal boost DC-DC converter. (b) The equivalent circuit of the inductor charge phase and (c) the inductor discharge phase	48 50
Fig. 2.19	(a) The convention of the voltage over and the current through a capacitor C and an inductor L. (b) The current $i_C(t)$ through C	
Fig. 2.20	and (c) the voltage $u_L(t)$ over L , both in energetic equilibrium . The linearized current $i_L(t)$ through L , the linearized voltage $u_L(t)$ over L , the linearized current $i_C(t)$ through C and the linearized output voltage $u_{out}(t)$ as a function of time, for an ideal boost converter in CCM	51 52
Fig. 2.21	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle δ , for an ideal boost converter in CCM	53
Fig. 2.22	The linearized current $i_L(t)$ through <i>L</i> , the linearized voltage $u_L(t)$ over <i>L</i> , the linearized current $i_C(t)$ through <i>C</i> and the linearized output voltage $u_{out}(t)$ as a function of time, for an	
Fig. 2.23	ideal boost converter in DCM	54
Fig. 2.24	are valid for an ideal DC-DC boost converter	58
Fig. 3.1	function of P_{out}	61
Fig. 3.2	inductor discharge phase	67
Fig. 3.3	DC-DC converter in CCM	68 69

Fig. 3.4	The <i>upper graph</i> shows $k(\delta)$ as a function of δ , where the	
	black curve is valid for CCM and the gray curves for DCM. In	
	the lower graph the black curve shows the boundary between	
	the two CMs and the gray curves illustrate three numerical	
	examples. These graphs are valid for an ideal DC-DC buck	
	converter	70
Fig. 3.5	The circuit of an ideal bridge DC-DC converter	73
Fig. 3.6	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle	
	δ , for a bridge converter in CCM	73
Fig. 3.7	The circuit of an ideal three-level buck DC-DC converter	75
Fig. 3.8	(a) The timing of the four switches of an ideal three-level buck	
	DC-DC converter in CCM, for $\delta < 0.5$ and (b) for $\delta > 0.5$	75
Fig. 3.9	The circuit of an ideal buck ² DC-DC converter \ldots	77
Fig. 3.10	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle	
	δ , for an ideal buck ² converter in CCM	78
Fig. 3.11	(a) The circuit of an ideal Watkins-Johnson DC-DC converter,	
-	using an inductor and (b) using two coupled inductors	80
Fig. 3.12	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle	
	δ , for a Watkins-Johnson converter in CCM	80
Fig. 3.13	The total required capacitance C_{tot} of five step-down DC-DC	
-	converter topologies as a function of the output power P_{out} .	
	These values are obtained by means of SPICE-simulations, such	
	that the five converters meet with the specifications of Table 3.1 .	83
Fig. 3.14	The circuit of an ideal current-fed bridge DC-DC converter	85
Fig. 3.15	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle	
	δ , for a current-fed bridge converter in CCM	85
Fig. 3.16	(a) The circuit of an ideal inverse Watkins-Johnson DC-DC	
	converter, using an inductor and (b) using two coupled inductors	87
Fig. 3.17	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle	
	δ , for an inverse Watkins-Johnson converter in CCM	87
Fig. 3.18	The total required capacitance C_{tot} of three DC-DC step-up	
	converter topologies as a function of the output power P_{out} .	
	These values are obtained by means of SPICE-simulations, such	
	that the three converters meet with the specifications of Table 3.8	90
Fig. 3.19	The circuit of an ideal buck-boost DC-DC converter	91
Fig. 3.20	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle	
	δ , for an ideal buck-boost converter in CCM	92
Fig. 3.21	The circuit of an ideal non-inverting buck-boost DC-DC	
	converter	92
Fig. 3.22	The voltage conversion ratio $k(\delta)$ as a function of the duty-cycle	
	δ , for an ideal non-inverting buck-boost converter in CCM	92
Fig. 3.23	The circuit of an ideal Ćuk DC-DC converter	93
Fig. 3.24	The circuit of an ideal SEPIC DC-DC converter	94
Fig. 3.25	The circuit of an ideal zeta DC-DC converter	96

Fig. 3.26	The total required capacitance C_{tot} of three DC-DC step-	
	up/down converter topologies as a function of the output power	
	<i>P</i> _{out} . These values are obtained by means of SPICE-simulations,	
	such that the three converters meet with the specifications of	
	Table 3.13	99
Fig. 3.27	The model of an ideal transformer Tr, together with its	
	magnetizing inductance L_M	100
Fig. 3.28	(a) The circuit for calculating the energy transfer of <i>Tr</i> and (b)	
	the equivalent T-circuit, both in the Laplace-domain	101
Fig. 3.29	(a) $i_{prim}(t)$ and $u_{out}(t)$, (b) $E_{U_{in}}(t)$ and $E_{R_2}(t)$ and (c) $\eta_{Tr}(t)$ as	
	a function of time t, different values of coupling factor k_M	
Fig. 3.30	The circuit of an ideal forward DC-DC converter	102
Fig. 3.31	The circuit of an ideal full-bridge buck DC-DC converter	103
Fig. 3.32	The circuit of an ideal push-pull boost DC-DC converter	103
Fig. 3.33	The circuit of an ideal flyback DC-DC converter	104
Fig. 3.34	The circuit of an ideal series resonant DC-DC converter	105
Fig. 3.35	The voltage conversion ratio $k(f_{SW})$ as a function of the	
	switching frequency f_{SW} , for a series resonance DC-DC	
	converter	105
Fig. 3.36	(a) The circuit of a halve-bridge galvanic separated series	
	resonance DC-AC high-voltage converter for the FAIMS setup.	
	(b) U_{out} of the DC-AC converter as a function of t. (c) A	
	photograph of the realization of the DC-AC converter	
Fig. 3.37	The concept of multi-phase DC-DC converters	107
Fig. 3.38	The example of how a two-phase DC-DC converter can achieve	
	a higher power conversion efficiency η_{SW} than a single-phase	
	DC-DC converter, at the same output power P_{out}	108
Fig. 3.39	(a) The timing signals of a two-phase converter and (b) the	
	equivalent representation with sine waves, assuming that the	
	converter is operating in CCM	
Fig. 3.40	The circuit of an ideal <i>n</i> -phase boost DC-DC converter	110
Fig. 3.41	(a) The current $i_C(t)$ through the output capacitor C of a	
	2-phase boost converter for $\delta < 50\%$ and (b) for $\delta > 50\%$, both	
	valid for CCM. $i_C(t)$ is divided into the respective parts from	
	the first (<i>black curve</i>) and second converter (<i>gray curve</i>)	111
Fig. 3.42	The output voltage ripple ΔU_{out} as a function of the duty-cycle	
	δ for an ideal 1-phase, 2-phase and 4-phase boost DC-DC	
	converter. For the 1-phase and 2-phase boost converter both the	
	exact and approximated functions are plotted. For the 2-phase	
	and 4-phase boost converter the approximated functions are	
	plotted	
Fig. 3.43	The circuit of an ideal <i>n</i> -phase buck DC-DC converter	113
Fig. 3.44	(a) The respective currents $i_{L1}(t)$ and $i_{L2}(t)$ through inductors	
	L_1 and L_2 of a 2-phase buck converter for $\delta < 50\%$ and (b) for	
	$\delta > 50\%$, both valid for CCM	114

Fig. 3.45	The output voltage ripple ΔU_{out} as a function of the duty-cycle δ for an ideal 1-phase, 2-phase and 4-phase buck DC-DC
	converter. For the 1-phase and 2-phase buck converter both the exact functions are plotted. For the 2-phase and 4-phase buck
	converter the approximated functions are plotted
Fig. 3.46	The concept of Single-Inductor Multiple-Output (SIMO)
1 15. 5.40	DC-DC converters
Fig. 3.47	The circuit of an ideal SIMO boost DC-DC converter with n
119.0.17	outputs
Fig. 3.48	The circuit of an ideal SIMO buck DC-DC converter with <i>n</i>
	outputs
Fig. 3.49	The circuit of an ideal DC-DC boost Series Multiple Output
0	Converter (SMOC) with n outputs $\ldots \ldots \ldots$
Fig. 3.50	The circuit of an ideal DC-DC buck Series Multiple Output
e	Converter (SMOC) with n outputs $\ldots \ldots \ldots$
Fig. 4.1	The circuit of a boost DC-DC converter with all its resistive
•	losses
Fig. 4.2	(a) The equivalent circuit of the charge phase and (b) discharge
	phase of the inductor L for a boost DC-DC converter with all its
	resistive losses
Fig. 4.3	The current $i_{SW2}(t)$ through SW_2 as a function of time t for
	a boost converter in steady-state DCM is shown by the gray
	<i>curve</i> , the <i>black curve</i> shows its linear approximation 128
Fig. 4.4	The voltage $u_C(t)$ over C as a function of time t for a boost
	converter in steady-state DCM is shown by the gray curve, the
	<i>black curve</i> shows its piecewise linear approximation 128
Fig. 4.5	The circuit of a buck DC-DC converter with all its resistive
	losses
Fig. 4.6	(a) The equivalent circuit of the charge phase and (b) discharge
	phase of the inductor L for a buck DC-DC converter with all its
D '. 47	resistive losses
Fig. 4.7	The current $i_L(t)$ through L as a function of time t for a buck
	converter in steady-state DCM is shown by the <i>gray curve</i> , the
Fig. 4.8	<i>black curve</i> shows its linear approximation
F1g. 4.0	converter in steady-state DCM is shown by the gray curve, the
	<i>black curve</i> shows its piecewise linear approximation 134
Fig. 4.9	The lumped model for a metal-track or bondwire inductor,
1 Ig. 1 .)	taking both the parasitic series resistance R_{Ls} and parasitic
	substrate capacitance C_{sub} into account
Fig. 4.10	(a) The top-view of a planar square spiral inductor above a
	conductive substrate and (b) the cross-sectional view with
	indication of the most significant mutual inductances 137
Fig. 4.11	The perpendicular cross-sectional view of a conductor which is
C	prone to the skin-effect

	٠	٠
YYY	1	1
AAA	-	

Fig. 4.12	The <i>black curve</i> shows the series resistance $R_{bondwire}$ per millimeter of length ℓ for a gold bondwire with $r = 12.5 \mu\text{m}$, as a function of frequency f and the gray curve denotes the DC	
	value	140
Fig. 4.13	The model for a capacitor, taking the parasitic series resistance	
•	R_{Cs} , the parasitic parallel resistance R_{Cp} and the parasitic series	
	inductance L_{Cs} into account	142
Fig. 4.14	The output voltage $u_{out}(t)$ of a boost converter in (a) DCM and	
	(b) CCM, as a function of time t. The gray curves are valid for	
	$R_{Cs} = 0$ and the <i>black curves</i> for a finite value of R_{Cs}	143
Fig. 4.15	The output voltage $u_{out}(t)$ of a buck converter in (a) DCM and	
	(b) CCM, as a function of time t. The gray curves are valid for	
	$R_{Cs} = 0$ and the <i>black curves</i> for a finite value of R_{Cs}	144
Fig. 4.16	The parallel circuit of two capacitors C_1 and C_2 , with their	
	respective parasitic series resistances R_1 and R_2 , and the	
	equivalent circuit with one capacitor $C_{eq}(f)$ and resistor $R_{eq}(f)$	145
Fig. 4.17	The upper graph shows the equivalent capacitance $C_{eq}(f)$ and	
	the <i>lower graph</i> shows the equivalent resistance $R_{eq}(f)$, both as	
	a function of frequency f	146
Fig. 4.18	The power loss P_{Df} of forward voltage drop of a diode (<i>black</i>	
	<i>curve</i>) and the power loss P_{Ron} of the on-resistance of a	
	MOSFET (gray curve), both as a function of the current I	
Fig. 4.19	The parasitic capacitances in an n-MOSFET	148
Fig. 4.20	The currents $i_{SW1}(t)$ and $i_{SW2}(t)$ through SW_1 and SW_2 and the	
	voltages $u_{SW1}(t)$ and $u_{SW2}(t)$ over SW_1 and SW_2 for a boost	
E' 4.01	converter in (a) DCM and (b) CCM \dots 1 GW \dots 1 GW \dots 1 GW	150
Fig. 4.21	The currents $i_{SW1}(t)$ and $i_{SW2}(t)$ through SW_1 and SW_2 and the	
	voltages $u_{SW1}(t)$ and $u_{SW2}(t)$ over SW_1 and SW_2 for a buck	151
Fig. 4.22	converter in (a) DCM and (b) CCM	151
гі <u>д</u> . 4.22	The physical cross-sections (a) of the freewheeling p-MOSFET in a boost converter and (b) the freewheeling n-MOSFET in a	
	buck converter. In both cross-sections the bulk current, which	
	occurs at the transition between the charge and discharge phase,	
		153
Fig. 4.23		153
Fig. 4.24	A perspective view of a square metal-track conductor, with the	155
115. 1.21	definition of its width W_{track} , its length L_{track} and its thickness d	155
Fig. 4.25	(a) The model for the parasitic input resistance R_{in} and	100
1.8=0	inductance L_{in} , with an on-chip decouple capacitor C_{dec} and its	
	parasitic series resistance R_{Cdec} . (b) The equivalent impedance	
	circuit of this model	156
Fig. 4.26	The on-chip input voltage ripple ΔU_{in} as a function of the	
C	capacitance of the decouple capacitor C_{dec} , for three different	
	values of the parasitic series resistance R_{Cdec} of the decouple	
	capacitor. The parameters for which this plot is valid are given	
	in Table 4.1	157

Fig. 4.27	The flow-chart of the model flow for the boost and the buck
	converter, starting from the differential equations and taking all
	the significant resistive and dynamic losses into account, except
	for the temperature effects
Fig. 4.28	The flow-chart showing the additional flow to take the
	temperature and self-heating effects into account for the model
	of the boost and the buck converter
Fig. 4.29	The qualitative design trade-offs for monolithic DC-DC
	converters: (a) f_{SW} as a function of L for different values of C,
	(b) η_{SW} as a function of L for different values of C, (c) $I_{L_{max}}$
	and I_{L_min} as a function of L for different values of C, (d) A_L
	as a function of L, for different values of R_{Ls} , (e) η_{SW} as a
	function of A_L for different values of C , (f) f_{SW} as a function of
	C for different values of R_{Cs} , (g) ΔU_{out} as a function of C for
	different values of R_{Cs} and (h) η_{SW} as a function of $C \sim A_C$,
	for different values of R_{Cs}
Fig. 5.1	The concept of a control system for an inductive DC-DC
	converter
Fig. 5.2	The concept of Pulse Width Modulation (PWM) signal Φ_1
	generation by means of comparing a triangular waveform U_{tria}
	to an error-voltage U_{err}
Fig. 5.3	The basic principle of subharmonic oscillations in a DC-DC
	converter with a PWM control loop
Fig. 5.4	The block diagram of the PWM control system implementation
	of a fully-integrated boost converter [Wen07]
Fig. 5.5	The circuit of a symmetrical cascoded OTA with a
-	current-loaded common emitter output stage
Fig. 5.6	The circuit of a comparator
Fig. 5.7	The circuit of a time-delay
Fig. 5.8	The circuit of a level-shifter [Ser05]
Fig. 5.9	The concept of Pulse Frequency Modulation (PFM), with a
0	constant on-time t_{on} . The upper graph shows the timing for low
	load, low frequency operation and the <i>lower graph</i> shows the
	timing for high load, high frequency operation
Fig. 5.10	The power conversion efficiencies η_{SW} pFM and η_{SW} pWM of
	a PFM (constant t_{on}) and a PWM controlled DC-DC (gray
	<i>curve</i>) converter, as a function of the output power P_{out} . The
	solid black curve and the dashed black curve denote η_{SW} PFM
	for equal switching frequencies $f_{SW} PFM = f_{SW} PWM$ at the
	maximal output power P_{out_max} and at the minimal output
	power P_{out_max} , respectively